The design and characterization of a silicon-on-insulator planar concave grating based (de)multiplexer operating at 3.8μm is reported. Low insertion loss (≈1.6dB) and good crosstalk characteristics (≈19dB) are demonstrated.
I. INTRODUCTION Silicon photonic waveguide circuits were originally conceived to be used for datacommunication and telecommunication applications but a myriad of other application domains have emerged in recent years, including the use of these waveguide circuits for sensing applications [1] and biomedical instrumentation [2] . Spectroscopic sensing applications, which allow analyzing the content of gas or liquid samples of interest by probing their absorption spectrum, would benefit from the extension of the wavelength range supported by the silicon-on-insulator material platform, since the absorption cross-sections of the molecules of interest become much stronger in the mid-infrared (2.5-8μm). In this paper we present the first integrated mid-infrared planar concave grating based (de)multiplexer (also known as echelle grating) realized on silicon-on-insulator, fabricated in a CMOS pilot line, targeting the 3.8μm wavelength range. This wavelength range is very close to the edge of the transparency window of the buried SiO 2 layer [3] , which defines the actual transparency window of the silicon-on-insulator material platform. The developed (de)multiplexer can find applications in future integrated spectroscopic sensor systems, miniature spectroscopic telescope systems (given the atmospheric transmission window of 3-5μm) or as a wavelength multiplexer for future quantum cascade / inter-band cascade laser light engines. Figure 1 shows a schematic view of the designed PCG with important layout parameters. The design is based on the Rowland geometry with one stigmatic point [4] where different channel responses are simulated using scalar diffraction theory [5] . The central design wavelength is 3.8 μm for TE polarization with channel spacing of 10 nm. The single input and eight output apertures are positioned on a circle of radius 866 μm and DBR-based curved grating facets are placed on a circle of radius 1732 um. The spacing between output apertures is 9 um. The input aperture angle is at 34 degrees while output apertures are inclined at 37 degrees. Distributed Bragg reflectors (DBRs) have period of 880 nm with a fill factor of 50 %. For fabrication we used a multiple project wafer run service offered by imec, Belgium through ePIXfab [6] . A so called advanced passives process on 200 mm SOI wafers with 220 nm of crystalline silicon (c-Si) on top of 2000 nm of buried oxide is used. First 5 nm of thermal SiO 2 is grown after which 160 nm of amorphous silicon (a-Si) is deposited using a low-pressure chemical vapor deposition process. The 5 nm of thermal SiO 2 serves as protective layer for the underlying c-Si during the waveguide etching. On top of the a-Si 10 nm of SiO 2 and 70 nm of SiN are deposited using plasma enhanced chemical vapor deposition process. This SiN layer serves as a hard mask for the waveguide etching. The wafer stack is then annealed at 750 o C for 30 minutes, which converts the a-Si to poly-silicon (p-Si). This wafer stack is used for waveguide circuit fabrication using 193 nm deep UV lithography and halogen based selective dry etching. To define photonic integrated waveguide circuits in the 380 nm thick Si device layer (160 nm p-Si and 220 nm c-Si) different etch steps are available. For the planar concave grating (de)multiplexer presented in this paper we make use of 160nm etch and 230 nm etch. Access waveguides as well as input/output apertures are fabricated using 160 nm etch while the 230nm etch step is used for input/output grating couplers and distributed Bragg reflectors in the planar concave grating (de)multiplexer. The waveguide circuit is characterized using grating-based fiber-chip interfaces connected to input and output ports of PCG. The details of the measurement setup are discussed in [7] , to which two changes were made. Firstly, the source now consists of a tunable quantum cascade laser (tuning range: 3725 nm -3895nm) from Daylight Solutions and secondly instead of butt coupling to the waveguide structures vertical fiber-chip interfacing is used. Figure 2 shows the transmission measurement results. The transmission spectra are normalized to a reference waveguide so that only the insertion loss of PCG channels themselves is shown. To show the validity of the simulation method based on scalar diffraction theory, simulated and measured spectra of the first channel are compared in figure 3 . Both spectra are normalized to 0 dB. Spectral shapes around the central wavelength overlap almost perfectly. Comparison of the side lobes is not possible as the level of these side lobes are mainly due to fabrication imperfections, which the simulation method used does not take into account. Loss for central channels is less than 1.75 dB of which major contribution comes from the fabrication imperfection of the DBRs. SEM inspection shows the fabricated fill factor to be 38 % instead of designed 50 % which gives almost 0.8 dB reflection loss. Other loss contributions come from corner rounding and non-verticality (10 degrees in this case) of grating facets. Crosstalk is better than 19dB for all channels which is again limited by fabrication imperfections especially the thickness non-uniformity of the free propagation region. To emphasize the similarities and differences between different channels figure 4 plots six output channels together by shifting them by integer multiples of the channel spacing. Spectral shapes of channels as well as side lobe structures overlap very well. The side lobes are nearly independent of channel number within the same PCG. Fig. 4 . Overlapped spectra of six channels.
II. DESIGN AND FABRICATION
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IV. CONCLUSION
In this paper we demonstrated the first planar concave grating based (de)multiplexer, implemented on a silicon waveguide platform at center wavelength of 3.8 μm. The device was fabricated in a CMOS pilot line, illustrating the potential for large-volume and low-cost manufacturing of such circuits. Moreover, since the imec advanced passive process is offered as a multi-project wafer run service, these mid-infrared circuits can be designed and fabricated alongside near-infrared photonic integrated circuits. 
